

Appendix I: VGA Video Interface

1. VGA Interface

The original video graphics array (VGA) interface was introduced by IBM in 1987 for connecting computers to analog cathode ray tube (CRT) video monitors. Many other versions were introduced subsequently (figure I.1b), which were collectively called “VGA modes.” Traditional monitors were replaced with liquid crystal display (LCD) monitors (figure I.1a), which allow for a fully digital operation (the interface is then called digital visual interface or DVI as described in appendix J, instead of VGA). However, most still support VGA interfacing, which is much simpler than DVI, so it is a good place to start when one wants to learn about video drivers.

A major specification of a video monitor is its number of pixels, counted as indicated in figure I.1c. As shown in figure I.1b, the resolution of the original VGA standard is 640×480 , while 1920×1080 (Full HD, listed in appendix J) is currently the most common option.

2. General VGA Interface Architecture

Figure I.2 depicts the general architecture of VGA systems, with the graphics controller (computer side) divided in three parts, as follows.




Figure I.1

(a) VGA (analog video) or DVI (digital video) cable; (b) Some members of the VGA family; (c) Pixel count.




Figure I.2

VGA interface architecture.

Image generator: Produces the pixel signals (R , G , B), which are converted to analog voltages between 0V and 0.7V by the DACs (usually with a resolution between 6 and 10 bits) before being sent to the monitor. These signals obviously vary from one application to another.

Control signals generator: Produces the VGA clock, clk_vga , plus the actual control signals of $Hactive$ (horizontal active window), $Vactive$ (vertical active window), $dena$ (display enable), $Hsync$ (horizontal sync), and $Vsync$ (vertical sync). This block is application-independent (it depends only on the VGA mode), so its design is always the same.

DDC (Display Data Channel): Allows the computer to read the display's features (supported resolutions, timings etc.), stored in a ROM with extended display identification data (EDID) format. The original VGA mode ($640 \times 480 \times 60\text{Hz}$) is supported by any monitor by default. Notice that this communication employs the I²C protocol (appendix G). This block too is application-independent.

$Hsync$ and $Vsync$ are responsible for determining when a new line or a new frame should start, respectively, with their timings defining the VGA mode. $Hactive$ and $Vactive$ represent the time intervals during which an image is actually being drawn on the screen. Finally, $dena$ is responsible for turning the pixel signals off during retrace, so it can be obtained by simply ANDing $Hactive$ and $Vactive$. Note that only two of the five control signals are transmitted to the monitor.


3. VGA Connector

Figure I.3 shows a VGA connector and its pins. There are five main signals, sent out through pins 1–3 and 13–14. Wires 1 to 3 transmit the color signals (*R*, *G*, *B*) to the monitor, which are analog voltages between 0V and 0.7V on two parallel 75Ω resistors (all other signals are digital), while wires 13–14 transmit the horizontal and vertical synchronism signals (*Hsync*, *Vsync*). The reader is invited to compare these pins to the wires in figure I.2.

4. Construction of Control Signals

Figure I.4 shows the specifications for several VGA modes. It shows also the waveforms for *Hsync* and *Hactive* (based on *clk_vga*), which consist of four parts (all measured in number of pixels; i.e., number of clock cycles), called *H_LOW* (width of the horizontal synchronization pulse), *HBP* (horizontal back porch), *H_HIGH* (active line display interval), and *HFP* (horizontal front porch).

The vertical time diagram is depicted in figure I.5, also consisting of four parts (all measured in number of lines; i.e., number of *Hsync* cycles), called *V_LOW* (width of the vertical



Pin	Signal	Direction	Simplest setup
1	<i>R</i> (analog red, 0V-0.7V on 37.5Ω)	To monitor	Connected (analog)
2	<i>G</i> (analog green, 0V-0.7V or 0.3V-1V on 37.5Ω)	To monitor	Connected (analog)
3	<i>B</i> (analog blue, 0V-0.7V on 37.5Ω)	To monitor	Connected (analog)
4	ID2	From monitor	N/C
5	GND (general and for +5V)	To monitor	GND
6	GND for <i>R</i>	To monitor	GND
7	GND for <i>G</i>	To monitor	GND
8	GND for <i>B</i>	To monitor	GND
9	No pin or +5V (optional)	To monitor	N/C
10	GND for <i>Hsync</i> and <i>Vsync</i>	To monitor	GND
11	ID0	From monitor	N/C
12	<i>SDA</i> (for I ² C interface)	Bidirectional	N/C
13	<i>Hsync</i> (horizontal sync, 0V/5V waveform)	To monitor	Connected (digital)
14	<i>Vsync</i> (vertical sync, 0V/5V waveform)	To monitor	Connected (digital)
15	<i>SCL</i> (for I ² C interface)	To monitor	N/C

Figure I.3
VGA connector.




Figure I.4

Examples of VGA modes and corresponding horizontal time parameters.




Figure I.5

Examples of VGA modes and corresponding vertical time parameters.

synchronization pulse), *VBP* (vertical back porch), *V_HIGH* (active column display interval), and *VFP* (vertical front porch).

For example, in the $640 \times 480 \times 60\text{Hz}$ VGA option, the drawing of one line takes 800 cycles of *clk_vga* (figure I.4), while one frame requires a time equivalent to 525 lines (figure I.5). Consequently, to be able to generate 60 frames per second, the frequency of *clk_vga* must be $800 \cdot 525 \cdot 60 \approx 25\text{MHz}$ (the original value is 25.175MHz, for a refresh rate of 59.94Hz, inherited from the National Television System Committee [NTSC] television system).

A complete implementation example is presented in example 17.6.