Errata, Clarifications, and Additional Details (rev.3)

## 1. ERRATA

| Page | Correction |
| :---: | :---: |
| 18 | Replace figure 1.22 c with this: <br> (c) |
| 63 | Add the following at the end of the caption for figure 2.35: "The number of bits is for the worst-case scenario (arbitrary unsigned values)." |
| 87 | In the transitions of figure 3.19a, it should be $i$ instead of $t$. |
| $\begin{aligned} & \hline 156, \\ & 158, \\ & 161 \end{aligned}$ | The maximum range for the type integer, which is from $-\left(2^{31}-1\right)$ to $+\left(2^{31}-1\right)$ (as seen in editions 1 and 2 of the book), was brought over incorrectly as $-2^{31}$ to $+\left(2^{31}-1\right)$. |
| 195 | Below, the keyword "is" is missing before the parenthesis: <br> type type_name (type_values_list); |
| 198 | Remove the line marked below: ```s <= ("0000", "1111", "0001"); s(2, 0) <= '1';``` |
| 306 | In process P1, the line is_max <= '0'; should be added between lines 10 and 11. |
| 320 | In example 13.3, the number of bits of figure 2.35a (page 63) were employed, which are for the worst-case scenario, i.e., for arbitrary unsigned values. That was clarified and modified in sections 3.1 and 3.2 ahead. |
| 337 | In figures 13.7a-b, it should be $q_{0} q_{1} q_{2}$ and $q_{1} q_{2}$, respectively. |
| 359 | Below, it should be "functions", not "variables": <br> 14.4 Procedure <br> Compared to functions, procedures are used to implement multi-output problems. Moreover, procedures are stand-alone statements, while variables are used as part of expressions. |
| 403 | About Mealy machines: See in the clarifications (next table), the important Note to be included in figure 15.4. |
| 421 | In exercise 16.2, relax the requirement "dout must be guaranteed to be glitch free." |
| 456 | clk_vga (line 17 of code) should be an internal signal, so place its declaration after line 25. |
| 458 | In line 105 of code, it should be when 3 to 5 |
| 534 | In line 9 of both codes (for character 6) it should be "0100000". |

## 2. CLARIFICATIONS

| Page | Comment |
| :---: | :---: |
| 63 | The number of bits in figure 2.35a are for the worst-case scenario, which is for arbitrary unsigned values. For signed values, with arbitrary or fixed coefficients, and for chain- or tree-type architecture, see section 3.1 ahead. |
| 89 | Replace the paragraph in the box below with that that follows. <br> Notice that andrane clearly falls in the situation described in section 3-4nat the state diagram is useful to expose the prame time, it tells us that a solution can be-easily-imptemented without using the (formality of the) FSM approachr-_ <br> This machine could be modified to avoid returning to idle when a request is waiting. Calling Arb1 that in figure 3.21 b and Arb2 the new arbiter, and calling $n$ and $t$ the number of inputs and of transitions, respectively, the following is left as an exercise to the reader: (a) Draw the state diagram for $\operatorname{Arb2}$ (for $n=3$ ); (b) Write the equation for $t$ in each arbiter; (c) Is it viable to sketch a state diagram in each case for $n=8$ ? |
| 171 | Table 7.8 includes all functions available in the math_real package, but it has a line repeated ( ${ }^{* *}$ ). <br> There is also a procedure in that package, called uniform, useful for generating random numbers in simulation. |
| 240 | Replace the entire description in exercise 9.4 with the following: |


|  | You are given 12 equations of the form $y=f(a, b)$, where $y, a$, and $b$ are all of type INT, with $a$ and $b$ in the -16 to 15 range. Determine, for each equation, the minimum and maximum values of $y$, disregarding comments (1)-(7) of table 9.4 (the reason for that is that INT has no formal limits, so the comments are just suggested limits). |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 270 | Some might find Example 11.3 too detailed; an alternative version is offered in section 3.3 ahead. |  |  |  |  |  |  |  |  |
| 320 | See the comments regarding example 13.3 in sections 3.1 and 3.2 ahead. |  |  |  |  |  |  |  |  |
| 347 | In exercise 13.37, the number of coefficients is 11 (so $M=10$ ) and the number of bits in the input and in the coefficients are $N_{x}=N_{b}=4$. The filter is signed, and the coefficients, being programmable, are arbitrary (as opposed to fixed). The number of bits along the chain (lower part of figure 2.36) is $N_{i}=N_{x}+N_{b}-1+\left\lceil\log _{2}(i+2)\right\rceil(0 \leq i \leq M)$. Replace parts (a) and (b) with the following: <br> a) Implement it using VHDL, for arbitrary signed coefficients. Observe notes 3 and 4 above. <br> b) Show simulation results, using the same parameters of example 13.3, with comments. Observe note 5 above. |  |  |  |  |  |  |  |  |
| 374 | In topic (3) of page 374, an important recommendation for Mealy is missing; it is for the implementation of recursive machines without latency, which leads to the construction of figure 15.4c. |  |  |  |  |  |  |  |  |
| 403 | To make section 15.6 clearer, include Note 1 below in figure 15.4: <br> (a) |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  | Suggested templates |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | ne category |  |  |
|  | outputs | time | above | type | (1) Regular | (2) <br> Timed | (3.1) <br> Recursive | $(3.2)$ <br> Recursive-timed |  |
|  | None | $1 \times T_{c k}$ | (a) | Moore | T1 or T2 | T10 | ---- | ---- |  |
|  | All | $2 \times T_{\text {ck }}$ | (b) | Moore | T3 or T4 | T11 | ---- | ---- |  |
|  |  | $1 \times T_{\text {clk }}$ | (c) | Mealy | T8 or T9 | T14 | T8 or T9 | T14 |  |
|  | Some | $1 \times T_{\text {ck }}$ | (d) | Mixed | T5 or T6 | T12 | T5 or 76 | T12 |  |
|  | Note 1: For the case in figure (c), with the output register removed, use template T7 if Regular or T13 if Timed. |  |  |  |  |  |  |  |  |
| 456 | Since in example 17.6 the signal clk_vga is not used outside the code domain, its declaration (in line 17) could be replaced with an internal signal declaration, added to line 25: signal clk_vga, Hactive, ....: std_logic; |  |  |  |  |  |  |  |  |

## 3. ADDITIONAL DETAILS

### 3.1 Number of bits in signed multiplier-adder arrays (pages 63, 320)

In figure 2.35 (page 63) and example 13.3 (page 320), the number of bits employed where for the worst-case scenario, i.e., for arbitrary unsigned values. The numeric values illustrating the implementation, however, include positive and negative coefficients, and they are stored in ROM-like memory, so a signed filter with fixed coefficients is in principle implied. Table 1 presents the equations for all signed cases, followed by the adjusted code for example 13.3 in the next section.

Table 1. Minimum number of bits in signed multiplier-adder arrays (Fig. 2.35).

| Architecture | Polarity | Coeff. | Position | Equations | \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Chain-type <br> (Fig. 2.35a) | Signed | Arbitrary | Bits along the chain | $N_{i}=N_{x}+N_{b}-1+\left\lceil\log _{2}(i+2)\right\rceil \quad(0 \leq i \leq M)$ | (1) |
|  |  |  | Bits at the output | $N_{y}=N_{x}+N_{b}-1+\left\lceil\log _{2}(M+2)\right\rceil$ | (2) |
|  |  | Fixed | Bits along the chain | $\begin{gathered} N_{i}=\left\{\begin{array}{l} N_{x}+N_{b}-1+\left\lceil\log _{2}(i+2)\right\rceil \text { while } N_{i}<N_{y} \\ \text { Else } N_{y} \text { (equation below) } \end{array}\right. \\ \text { Where } N_{b}=\left\{\begin{array}{l} {\left[\log _{2}\left(\left\|b_{\min }\right\|\right)\right]+1 \text { if }\left\|b_{\min }\right\|>b_{\max }} \\ \left\lceil\log _{2}\left(b_{\max }+1\right)\right\rceil+1 \text { if }\left\|b_{\min }\right\| \leq b_{\max } \end{array}\right. \end{gathered}$ | (3) (4) |
|  |  |  | Bits at the output | $N_{y}=N_{x}+\left\lceil\log _{2}\left(\sum_{i=0}^{M}\left\|b_{i}\right\|+1\right)\right\rceil$ | (5) |
| Tree-type <br> (Fig. 2.35b) | Signed | Arbitrary | Bits along the tree | $N_{j}=N_{x}+N_{b}+j \quad\left(0 \leq j<L, L=\left\lceil\log _{2}(M+1)\right\rceil\right)$ | (6) |
|  |  |  | Bits at the output | $N_{y}=\left\{\begin{array}{l}N_{x}+N_{b}+L \text { if } M+1 \text { is a power-of-two } \\ N_{x}+N_{b}+L-1 \text { otherwise }\end{array}\right.$ | (7) |
|  |  | Fixed | Bits along the tree | $N_{j}=\left\{\begin{array}{l} N_{x}+N_{b}+j \text { while } N_{j}<N_{y}(0 \leq j<L) \\ \text { Else } N_{y} \text { (equation below) } \end{array}\right.$ <br> Where $N_{b}$ is given by eq. (4) | (8) |
|  |  |  | Bits at the output | $N_{y}=N_{x}+\left\lceil\log _{2}\left(\sum_{i=0}^{M}\left\|b_{i}\right\|\right)+1\right\rceil$ | (9) |
| $\begin{aligned} & \hline M=\text { Filter order (= number of coefficients }-1) \\ & N_{x}=\text { Number of bits in the input signal }(x) \\ & N_{b}=\text { Number of bits in the filter coefficients } \end{aligned}$ |  |  |  | $N_{y}=$ Number of bits in the output signal ( $y$ ) <br> $L=$ Number of sum layers in the tree-type array $\left(L=\left\lceil\log _{2}(M+1)\right\rceil\right.$ <br> $i=$ Chain stage index, horizontal ( $i=0$ to $M$, Fig. 2.35a) <br> $j=$ Tree layer index, vertical ( $j=0$ to $L$, Fig. 2.35b) |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

### 3.2 Reviewed version of Example 13.3: FIR filter with fixed coefficients (page 320)

Using equations (3)-(5) of Table 1 , we get $N_{b}=4, N_{0}=8$, and $N_{y}=10$. Therefore, the number of bits along the chain starts with 8 and can be stopped when it reaches 10 . This modification (which is the only real modification) is in line 11 of the code below. Lines 9-10 are just a splitting of the original line 10 to make it clear that $N_{x}$ and $N_{b}$ can be different. The rest are just adjustments to comply with the new parameter names.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_s_\d.all;
use ieee.math_real.all;
entity fir_filter is
    generic (
        NUM_COEF: natural := 11; --number of filter coefficients
        BITS_COEF: natural := 4; --number of bits in the coefficients
        BITS_IN: natural := 4; --number of bits in the input signal
        BITS_OUT: natural := 10); --number of bits in the output signal
    port (
        clk, rst: in std_logic;
        x: in std_logic_vector(BITS_IN-1 downto 0);
        y: out std__logic_vector(BITS_OUT-1 downto 0));
end entity;
architecture fixed_coeff_chain_type of fir_filter is
    --Filter coefficients (ROM-type memory with integer as base type):
    type int_array is array (0 to NUM_COEF-1) of integer range
        -2**(BITS_COEF-1) to 2**(BITS_COEF-1)-1;
    constant coef: int_array := (-8, -5, -5, -1, 1, 2, 2, 3, 5, 7, 7);
    --Internal signals (arrays with signed as base type):
    type signed_array is array (natural range <>) of signed;
    signal shift_reg: signed_array(1 to NUM_COEF-1)(BITS_COEF-1 downto 0);
    signal prod: signed_array(0 to NUM_COEF-1)(BITS_IN+BITS_COEF-1 downto 0);
    signal sum: signed_\overline{array(0 to NUM_COEF-1)(BITS_OUT-1 downto 0);}
```

```
begin
    --Shift register:
    process (clk, rst)
    begin
        if rst then
            shift_reg <= (others => (others => '0'));
        elsif rising_edge(clk) then
            shift_reg <= signed(x) & shift_reg(1 to NUM_COEF-2);
        end if;
    end process;
    --Multipliers:
    prod(0) <= coef(0) * signed(x);
    mult: for i in 1 to NUM_COEF-1 generate
        prod(i) <= to_signed(coef(i), BITS_COEF) * shift_reg(i);
    end generate;
    --Adder array:
    sum(0) <= resize(prod(0), BITS_OUT);
    adder: for i in 1 to NUM_COEF-1 generate
        sum(i) <= sum(i-1) + prod(i);
    end generate;
    y <= std_logic_vector(sum(NUM_COEF-1));
end architecture;
```


### 3.3 Alternative version for Example 11.3: Sine calculator (page 270)

This example illustrates how continuous functions and ROM-type memories can be implemented in VHDL. For that, the sine calculator of figure 11.4a is constructed, which has angle (any integer in the 0-to-360 range) as input and sin(angle) as output.

This kind of design relies on two parameters: the number of coefficients employed to represent the sine wave and the number of bits used to represent each coefficient. A corresponding table can be easily derived manually or using a tool like Matlab, as illustrated for the latter in figure 11.4 b , with 32 samples per period ( $=8$ per quadrant). The last column shows the version with integers; since 10 bits are employed, they vary from $-\left(2^{9}-1\right)=-511$ (representing -1 ) to $2^{9}-1=511$ (representing +1 ). The way the data should be interpreted is illustrated in figure 11.4 c . Because there is no relationship between the number of samples and the number of input values, a conversion from one range to the other is needed.

(a)

(c)

| Address <br> (addr) | Float 64 bits | Fixed 10 bits | Integer 10 bits ( $2^{9} \times$ Float) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0.195090322016128 | 0.195312500 | 100 |
| 2 | 0.382683432365090 | 0.382812500 | 196 |
| 3 | 0.555570233019602 | 0.554687500 | 284 |
| 4 | 0.707106781186548 | 0.707031250 | 361 |
| 5 | 0.831469612302545 | 0.832031250 | 425 |
| 6 | 0.923879532511287 | 0.923828125 | 472 |
| 7 | 0.980785280403230 | 0.980468750 | 501 |
| 8 | 1 | 0.998046875 | 511 |
| 9 | 0.980785280403230 | 0.980468750 | 501 |
| 10 | 0.923879532511287 | 0.923828125 | 472 |
| 11 | 0.831469612302545 | 0.832031250 | 425 |
| 12 | 0.707106781186548 | 0.707031250 | 361 |
| 13 | 0.555570233019602 | 0.554687500 | 284 |
| 14 | 0.382683432365090 | 0.382812500 | 196 |
| 15 | 0.195090322016129 | 0.195312500 | 100 |
| 16 | 0 | 0 | 0 |
| 17 | -0.195090322016128 | -0.195312500 | -100 |
| 18 | -0.382683432365090 | -0.382812500 | -196 |
| 19 | -0.555570233019602 | -0.554687500 | -284 |
| 20 | -0.707106781186548 | -0.707031250 | -361 |
| 21 | -0.831469612302545 | -0.832031250 | -425 |
| 22 | -0.923879532511287 | -0.923828125 | -472 |
| 23 | -0.980785280403230 | -0.980468750 | -501 |
| 24 | -1 | -1 | -511 |
| 25 | -0.980785280403230 | -0.980468750 | -501 |
| 26 | -0.923879532511287 | -0.923828125 | -472 |
| 27 | -0.831469612302546 | -0.832031250 | -425 |
| 28 | -0.707106781186548 | -0.707031250 | -361 |
| 29 | -0.555570233019602 | -0.554687500 | -284 |
| 30 | -0.382683432365090 | -0.382812500 | -196 |
| 31 | -0.195090322016129 | -0.195312500 | -100 |

Figure 11.4. Sine calculator of example 11.3.

A decision to be made here is whether to store in the ROM only the samples for one quadrant (saving memory) or for all four quadrants (reducing the need for comparators, improving the speed and also saving hardware). The VHDL implementation below employs the former (harder to do). The number of samples is 32 per quadrant (line 4 ) and the number of bits to represent each sample is 10 (line 5). SINE_TABLE (lines 15-19) is the local ROM-type memory that holds the $32+1$ sample values
(it could be 32 values, but that would add another comparator). Notice that, for clarity, integers were employed in the circuit ports (it is left to the reader to change them to std_logic_vector). Corresponding simulation results are depicted in figure 11.5.

```
entity sine_calculator is
        generic (
            NUM_COEFF: natural := 32; --Attention: number of coefficients per quadrant
            NUM_BITS: natural := 10);
    port (
            angle: in natural range 0 to 360;
            sine: out integer range -2**NUM_BITS to 2**NUM_BITS-1);
end entity;
architecture with_sine_rom of sine_calculator is
    type integer_array is array (0 to NUM_COEFF) of natural range 0 to 2**NUM_BITS-1;
    constant SINE_TABLE: integer_array := (
            0, 25, 50, 75, 100, 124, 148, 172,
            196, 218, 241, 263, 284, 304, 324, 343,
            361, 379, 395, 410, 425, 438, 451, 462,
            472, 481, 489, 496, 501, 505, 509, 510, 511);
begin
    with angle select
        sine <=
            SINE_TABLE((NUM_COEFF*(angle+1))/90) when 0 to 90,
            SINE_TABLE((NUM_COEFF*(181-angle))/90) when 91 to 180,
            -SINE_TABLE((NUM_COEFF*(angle-179))/90) when 181 to 270,
            -SINE_TABLE((NUM_COEFF*(361-angle))/90) when others;
end architecture;
```



Figure 11.5. Simulation results from example 11.3.

